Media Kit
For advertisements and demographics
click here
Current Advertisers
 Publisher's Letter
A Look Forward to the Year Ahead

 Assembly Lines
Pantronix Continues Expansion with Facility Planned for Shanghai, China

 Wafer Level Watch
The Allure of Parallel Processing: Defects Are Found Earlier, More Easily

 Harvey Miller's Notebook
Innovex and Substrate Technologies' Goal: Make Form Fit Function

 On Test

Credentials for Testing Are Escalating; Enter the Certified Smart Person (CSP)

 Flip-Chip Focus
Issues in Reworkable Underfills for Low-Cost Flip-Chip Applications

 Industry News
Company News
Research Reports
Packaging Foundries
People in the News
FSA 6th Annual Suppliers Day
Calendar of Events
Editorial Index

 Features
Forecast 2001
The Experts Look at the Issues

Demands for Higher Speed and Greater Accuracy Are Driving the Die Placement Equipment Market

Die Attach Equipment: What Packaging Foundries Want

CSPs Present New Challenges for Die Attach Equipment

How Bluetooth Packaging Choices Impact System Cost

Achieving High Accuracy and High-Throughput Assembly with Flip-Chip-on-Flex

Web-Based Collaborative IC Package Design

 Tutorial
An Overview of Flexible Printed Circuit Technology

 Technical Forum
How New Developments in Hydrofluorocarbon Cleaning Technology Impact Flip-Chip Package Production
Effects of Pb Contamination on the Material Properties of Sn/Ag/Cu Solder

 Tools & Technologies
Tray Changer Hikes Placement Productivity and more...

 Opinion
Something's Rotten in Stockholm: The Nobel Prize Committee and the IC

 Patents
Micro-Machined Wafer-Level Package Employs a Memory Wafer with a Silicon Nitride, SiO2 or SOG Passive Layer

 Archives
2001
Jan-Feb March April
May-June July  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
This month issue
An Independent Journal Dedicated to the Advancement of Chip - Scale Electronics
January - February 2001

Email the editor

CSPs Present New Challanges for Die Attach Eqipment

By Lau Siu Wing and Joseph Poh, ASM Assembly Automation Ltd., Hong Kong

Conventional IC packaging processes are often unsuited to the assembly of chip-size/ chip-scale packages due to the materialsÑ and hence the assembly processes-employed. The latest generation of die attach equipment, however, includes many features that enable users to handle the additional challenges presented by CSPs.

Many of today's chip-scale/chip-size packages, particularly ball grid arrays, share the attributes of conventional leadframe ICs. This similarity often enables manufacturing floors to take advantage of common machine platforms to address die attach requirements. However, experience has shown that there are still areas of concern that assemblers must address to avoid costly yield and potentially damaging reliability problems.

Figure 1. A typical chip-scale BGA substrate

Substrate Considerations

To achieve consistency during production runs for such attributes as die placement, die rotation and bondline thickness, the die bonder's design must be able to address the geometrical accuracy of the substrate. It must also be capable of handling the non-metallic nature of the material.

A typical wire-bonded CSP (See Figures 1 and 2) will use BT resin glass as the substrate material with a dimensional tolerance of ± 0.15 mm in length and ± 0.075 mm in width and an accumulative indexing hole tolerance of ± 0.1 mm.

This excessive (when compared to typical QFP leadframes) substrate tolerance will further affect the accuracy of the overall die placement on the specified position. A likely result will be placement of the die too close to the lead, which may cause the epoxy to short the leads.

To avoid this result, the die bonder should be able to "zero" the tolerance of the given position of each individual Die Attach Pad (DAP) area. This alignment capability should cover an effective die bonding area of 50 mm in the X direction and 65 mm in the Y direction.

To meet the above requirements, a die-attach machine with a built-in pattern recognition system that can feedback the tolerance of each individual unit to the bond head is required. A high-resolution (1.2µm) XY movable bond head will use this information from the alignment points (as shown in Figure 3) to compensate for any inaccuracy prior to die attachment. This results in a typical overall die placement accuracy of 10µm at 1 sigma.

Figure 2. A typical die-bonded sample Figure 3. PRS alignment prior to die attachment

Bondline Thickness

Providing a consistent epoxy spread for low voids and bondline thickness control is vital to the manufacture of BGA packages, because the space between the edge of the die to the lead is typically less than 0.3 mm (12 mils), while the thickness of the overall package is commonly 1.56 mm. The result is a typical bond line thickness requirement of less than 0.025 mm (1mil), as illustrated in Figure 4.

Figure 4. Cross-section of a typical BGA package

To provide a desired pattern with a consistent epoxy volume to each package unit, volumetric epoxy writing systems are employed. These systems offer users the flexibility of either creating their own epoxy pattern or simply relying on the machine's built-in patterns to perfectly fit the require die size. (Examples of epoxy patterns available are shown in Figure 5.)

Figure 5. Standard built-in epoxy pattern

The XY table of the epoxy writer offers an accuracy of 4µm at 1 sigma and 3µm at 1 sigma for the Z-axis. The high accuracy of both XY and Z repeatability guarantee achieving the required shape and dimension of the epoxy pattern.

Figure 6. Cross-sectional photograph of a bonded BGA package

After writing the consistent epoxy pattern on the die-attach pad, it is the bondhead's responsibility to place the die consistently at the same level on every individual unit.

Achieving the required bondline thickness consistently calls for a consistent DAP surface, a highly repeatable bondhead Z travel with reasonable resolution, and a set of process-controlled parameters.

Figure 6 shows the cross section of a die-bonded unit using a bond force of 50 grams and a bond time of 40 milliseconds. Based on a measurement sample size of 30 units, the mean bondline thickness achieved was 20.56µm with a standard deviation of 1.71µm.

Process Monitoring

BGA packages are usually classified as higher cost products, compared to leadframe packages offering the same electrical functions. It is, therefore, necessary to instantaneously monitor the status of both pre-bond and post-bond die attach conditions to ensure production yields.

Typical inspection items for prebond are epoxy position, epoxy shape and the amount of epoxy on the lead, as shown in Figure 7. Typical post-bonding items are die placement, die rotation, epoxy coverage and epoxy on die, as illustrated in Figure 8.

Figure 7. Epoxy on lead detected by the die attach machine's PRS Figure 8. Epoxy on die detected by the machine's PRS

The ability to detect the epoxy condition on a dark green substrate is completely different from detecting conventional epoxy on a leadframe DAP, where the metallic surface has a much higher reflectivity index than the epoxy. Use of a special LED lighting system, as well as an intelligent software algorithm to overcome reflection similarities between the substrate and epoxy is needed.

If a statistical record on the die placement or die rotation is required, the information can be obtained from the machine, or it may be printed out via a RS232 protocol. A typical display of the results for die placement is shown in Figure 9.

Figure 9. A typical display of the die placement results from a next-generation die bonder

Skip Bonding on Defective Units

Besides the above machine placement requirements, typical CSP substrates require the machine to be capable of foregoing dispensing and bonding of good die on defective units. Obviously, the location of the defective units, such as epoxy on die or a substrate problem for each individual strip of substrate, is very useful for subsequent downstream processing.

Moreover, the creation of a strip map by the die attach machine, when it captures all known substrate/die-attach defects and combines them with unique laser marking of each strip with 2D matrix codes, allows for subsequent operations to use this data automatically.

Figure 10. This automatic die bonder addresses the BGA market.

Conclusion

Driven by the requirements for package miniaturization and reliability, CSPs have become a major packaging technology in today's microelectronics industry. The similarity in the assembly process between a BGA package and a leadframe package enables the manufacturing floor to exploit the commonality of machine platforms to address sophisticated die-attach requirements.

Despite process similarities, however, there are still many areas in die bonding BGAs that must be addressed with next-generation technology to avoid costly yield and reliability problems.

Mr. Lau is product manager for ASM Assembly Automation Ltd. He earned degrees in computer science and computer engineering from the University of New-castle, Australia and a master's degree in electrical engineering from the University of Hong Kong. [swlau@asmpt.com]

Mr. Poh is the company's front-of-line marketing manager. He received a bachelor's degree in mechanical engineering from the University of Sydney, Australia, and a master's degree in engineering business management from the University of Warwick. [joe.poh@asmpt.com]

 
Copyright © 2001