Media Kit
For advertisements and demographics
click here
On Line Reader Service
 Publisher's Letter
SEMICON West: What a Difference a Year Makes!

 Assembly Lines
STS Defies Conventional Onshore Model for IC Package Assembly Plant

 Electronic Trends
RF Packaging Poses New Challenges

 Standards
Standardization of Quad and Dual-Inline Leadframe-Based CSPs Is Accelerating

 Wafer-Level Watch
Stanford Seminar Program Gauges the Impact of WLP

 On Test
Strip Handling Promises Better Throughput

 Industry News
Company News
People in the News
Research & Development Spotlight
Letter to the Editor
Inspection, Test & Measurement
Packaging Foundries
Calendar of Events
Editorial Index

 Features
Special Report: Flip-Chip Packaging - A 32-Year-Old Infant Grows Up
Bumping Services Provider Directory

Cover Story: Steppers vs. Aligners - Two Technologies Race for the Finish Line in Wafer-Level Packaging

Stacked Chip-Scale Packages: They're Not Just for Cell Phones Anymore!

Known-Good Die for Stacked CSPs: It's Not Your Father's KGD Anymore!

Packaging Trends in Cellular Phone Applications

An Expert Looks at the Issues: Dr. Tadatomo Suga on Interconnection Technology

 Tutorial
Wafer Bumping: A Guide to Selecting the 'Correct' Process

 Technical Forum
A Semi-Additive Electroless Ni/Au Process Offers a Low-Cost Wafer-Bumping Method

The Effects of Pb Contamination on Lead-Free Sn/Ag/Cu/In Solder

 Tools & Technologies
ESEC's 3088iP Wire Bonder and more...

 Opinion
Wafer-Level Packaging Is the Next IC Revolution

 Patents
CSP Manufacturing Process Lowers Production Cost and Improves Yield

 Archives
2001
Jan-Feb March April
May-June July  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
Current Issue
An Independent Journal Dedicated to the Advancement of Chip - Scale Electronics
July 2001

Standardization of Quad and Dual-Inline Leadframe-Based CSPs Is Accelerating
Mark Bird
Contributing Editor

Leadframe-based CSPs are one of the fastest growing package formats in the marketplace, as estimated unit volumes in Table 1 indicate. In addition, there does not seem to be an end to this growth anytime soon.

The activity level of leadframe-based CSPs is mirrored in the JEDEC JC-11 committee with new variations and families. (The history of the standardization of this package is shown in Table 2.)

The thermally enhanced, cavity-up dual-inline terminal lead CSP-MO-XXX is in balloting and will be published by the end of this year.

The latest package registration revision is available on the Web at www.jedec.org for downloading without charge.

The package sizes range from 1.00 x 1.50 mm to 12.00 x 12.00 mm with a leadcount ranging from 4 to 80. This registration has 0.80, 0.65 and 0.50 mm terminal pitches and two profile heights: V (0.80

The basic construction of these lead-frame CSPs is shown in the cross-section (see figure).

Table 1. Estimated Volumes of Leadframe-Based CSPs
1999 520 Million
2000 780 Million
2001 1.1 Billion
2002 1.5 Billion
(Source: TechSearch International)

Table 2. Thermally Enhanced, Cavity-Up Quad Terminal Lead CSP-MO-220
Issue Added Variations Total
A, January 2000 70 70
B, November 2000 38 108
C, XXX 2001 36 142

The package starts with an etched or stamped leadframe, followed by the die being mounted and ball bonded just like a conventional peripheral leadframe-style SOIC or PQFP. The package is then overmolded using standard molding compounds. The final terminal finish can either be a solder plate or some other lead-free plated finish. The construction of this package would also allow pre-plated leadframes to be used. The package is then singulated by sawing or punching.

This basic package takes full advantage of the infrastructure of the peripheral leadframe packages; therefore, it will be able to ramp up very quickly and perhaps more cost effectively than other CSP alternatives. The final package is very rugged, and some suppliers report being able to classify this package as being a Level 1 or 2 for J-STD-020A Moisture Sensitivity.

This illustration shows a basic cross-section of a leadframe CSP.

Designed for Lower Pincounts

This variety of packages is designed primarily to meet the needs for lower pincount packages. Since there are no peripheral leads, bent leads and coplanarity are not an issue.

The result of this activity in 2001 will be the rise of new styles of CSPs with quad, rectangular and dual-inline versions. The present MO-220 will continue to have variations added, and registration numbers will also be added for the new configurations. JC-11 has its work cut out for it to keep pace with the growth of this new, high-volume CSP.

Mr. Bird is an Amkor Technology Fellow and the director of technical marketing at Amkor in Chandler, Ariz. [mbird@amkor.com]

 
Copyright © 2001