![]() September 1998 eMail the Editor |
Fine-Pitch Devices From High-Density SubstratesIn the rush to lay out high-density substrate panels with as little as 200-µm spacing between devices, the impact of singulation may have been underestimated.By Doug Feicht, TechSearch International, Austin, TexasBall Grid Array (BGA) integrated circuit packaging has emerged as a new standard in semiconductor packaging by providing advantages in density, assembly yield and package height over competing fine-pitch surface mount formats.In the highly competitive telecommunications segment, this accelerating trend is especially evident as low cost, fine-pitch BGA (FBGA) packages begin to proliferate for high-demand products. At the component level, manufacturing cost savings are being realized through better substrate utilization, which is driving a trend towards high density substrates with more devices per panel and less space between them. Savings associated from squeezing additional functional devices into the same panel area are directly reflected in product cost reductions. Encapsulation advances have reduced constraints on panel layout, enabling many devices to be contained within a large molded area. As a result, many companies are implementing plastic wirebonded FBGA packages in a high-density substrate (HDS) panel format (Figure 1). Similar economies are also driving flip-chip BGA packages into high density panels. Separating Fine-Pitch DevicesFor equivalent package requirements (for example, number of leads required), the number of devices manufactured on a panel has increased 3-5 times in less than a year. We've come to expect density increases of this magnitude, though perhaps less often than we'd like to see in packaging.The savings have further increased FBGA competitiveness. But in the rush to lay out HDS panels with as little as 200 µm spacing between devices, the process of separating the device from the panel, commonly called "singulation," may have been underestimated.
Dicing SawsTo singulate FBGA development samples and initial production, most companies start with what they already know by using a conventional dicing saw with a 10-12 mil-wide blade to make a single cut between devices (Figure 2). Like a wafer, the panel is mounted to a carrier tape stretched across a wafer-frame fixture, which then may be presented, sawn and rinsed, using available wafer handling systems (Figure 3). To provide the greatest area for tape adherence, the substrate is mounted with the solder balls upward for sawing.Automatic saw alignment systems look directly at the ball-side metal for alignment. Diced devices are manually picked from the tape. Initial results from saw alignment systems have been very encouraging, enabling most companies to quickly bring sample products to market. Early parts exhibit good, cut-edge quality and reasonable processing rates for initial production. Process optimization is underway to increase cutting speeds and define blade parameters for specific packages. Thicker tapes are being considered to accommodate substrate warpage without cutting through the carrier tape. A separate piece of equipment is used to mount the substrate to the carrier tape ring, which is loaded into the saw using a tape-ring magazine. To automate transfer to trays, equipment to expose the tape to UV light may be used to release the adhesive prior to transfer using a commercial die picker. Production Challenges
HDS panels present unique design challenges for high-volume singulation:
Eliminating Tape
Which Choice is Best?The answer, of course, depends on where a company is in the product cycle. When time to market is of the highest importance, sawing using carrier tape provides good results in the least time. For high volume, the cost of tape represents a significant addition to product cost. If new equipment must be purchased, carrier tape-based systems and higher volume mechanically fixtured systems have comparable capital requirements. More operators are required to operate the separate tape mounting, saw and device picking systems.Often it is desirable to have identical processes performed in development and volume manufacturing, though the production scale may be different. A different process may drive re-qualification of a process, which may take six months or more. For development and pilot level production, the entry-level handler performs the same process as the high volume system. Cutting Methods
LasersNd:YAG lasers produce good cuts on some encapsulation materials, but they currently operate at rates too slow for production. CO2 lasers cut quickly, but may leave a rough, charred edge. Removing embedded metal within the saw streets is extremely difficult with a laser, since profoundly different energy levels are required to ablate organic dielectric layers and metal circuitry.Both CO2 and YAG lasers show promise for singulation, if only to indicate that the right answer may lie somewhere between them. As lasers evolve toward an acceptable solution for cutting organic substrates and encapsulation, the resulting production improvements may justify eliminating embedded metal from product designs. ConclusionAs FBGA production requirements grow, singulation processes and equipment will become available to serve customers' pilot level and high volume requirements. Process throughputs, currently gated by sawing feed rates, will most likely continue to increase. Additional gains may be realized from multiple-blade gang sawing, along with multiple nozzle transfer.The implementation of HDS panel formats has helped drive FBGA costs down to where significant market share increases are attainable compared to conventional surface mount packages. High-volume singulation, capable of separating FBGA devices from high-density substrates without consuming expensive carrier tape, will help promote these savings. Mr. Feicht is an industry consultant working as an ana-lyst with TechSearch International. Prior to joining TechSearch, he was Marketing Manager for BGA Products at Motorola Manufacturing Systems. He has 15 years of semiconductor interconnection and packaging experience with Motorola and IBM, primarily in the development of equipment and processes for flip chip placement, laser ablation and ball grid arrays. He earned a bachelor's degree in mechanical engineering from the Georgia Institute of Technology and a master's degree in mechanical engineering from Rensselaer Polytechnic Institute. He may be reached at 512.301.7312 or by e-mail at mailto:dfeicht@texas.net.
|
Chip Scale Review o 7291 Coronado Drive, Suite 8 o San Jose, CA 95129 o Email: editor@chipscalereview.com
| © 1998 ChipScale REVIEW |