Guest Editorial


eMail the Editor

Features

Guest Editorial: Quality Assurance and Reliability: A System Approach
Dr. Reza Ghaffarian


Key Factors in Chip-Scale Package Assembly Reliability
Dr. Reza Ghaffarian, Jet Propulsion Laboratory, California Institute of Technology, Pasadena, Calif.


Technical Forum

High Reliability Telecommunications Equipment: A Tall Order for Chip-Scale Packages
Dr. Theo 1. Ejim, Lucent Technologies, Princeton, N.J.

Achieving an Optimum Structural Package Design with Thermo-Viscoelastic Analysis
By Gen Murakami and Mamoru Mita, Hitachi Cable Ltd., Hitachi-City, Japan, and Shozo Nakamura, Keii Ueno and Keiichi Nakamura, Hitachi Ltd., Yokohama, Japan.





Chip Scale Review o 7291 Coronado Drive, Suite 8 o San Jose, CA 95129 o Email: editor@chipscalereview.com


9811, 0/02/25, 0/02/25, ID=CSadd/chipscale7

© 2000 ChipScale REVIEW