![]() March - April 1999 eMail the Editor |
A Look at Major European Chip-Scale Package SuppliersSiemens AG, as a major semiconductor supplier, takes an active part in the CSP arena, and has developed a fine pitch BGA for logic devices.This package is a rigid carrier CSP using wire bonding and overmolding. It is 1.5 mm thick and will be available for pincounts between 48 and 200 with a pitch of 0.8 mm. The processes have been qualified and mass production is scheduled for the 2nd quarter; daisy-chained parts are already available. For higher pincounts, the roadmap forecasts a thickness of 1.2 mm and a pitch of 0.5 mm. Microelectronic Packaging Dresden GmbH (MPD), is offering contract chip-scale package assembly for small and medium quantities with a rigid carrier CSP using wire bonding technology.
Figure 1. Schematic of CSP from MPD showing stacked chips Since the carrier is attached on top of the die, no throughholes are required in the carrier. The technology was developed within a German CSP project and is the base for the stacked multi-chip CSP of MPD. The 3D MC-CSP combines flip-chip technology with wire bonding (Figure 1). With this approach, the required board area can be smaller than the total area of the dice and the packaging cost can be reduced with respect to two individual packages.
BuS Elektronik is a member of the national German CSP project called "Chip-Size Packaging in Microsystems Technologies."
Figure 2. "Electronic gramophone" utilizing Flash CSPs EM Microelectronic-Marin, a Swiss company (part of The Swatch Group Inc.), located in Marin near NeuchÅtel, is well-known for its gold bumping services, because wafer bumping was initially developed to satisfy the form factor needs of the watch-making industry.
Gold bumping is now also widely accepted as the ideal process for chip-on-glass interconnections (e.g. cell phones) or for RF-identification devices, serving, for example, the automotive industry with devices to stop and halt stolen cars. |
Chip Scale Review o 7291 Coronado Drive, Suite 8 o San Jose, CA 95129 o Email: editor@chipscalereview.com
| © 1998 ChipScale REVIEW |