Media Kit
For advertisements and demographics
click here
 
 Current Advertisers

List of the sponsors

 Publisher's Letter
A Very Happy First Birthday to Us!
 
 Assembly Lines
Never Underestimate the Power of the Internet for Packaging Foundries
 
 Electronic Trends
Leadframe CSPs Provide an Expanding Solution to Cost Objections
 
 Standards
JEDEC's JC-11 Committee Standardizes Leadframe-Based CSPs
 
 Wafer - Level Watch

Flip-Chip and/or CSP: Separating the Sheep from the Goats

 
 On Test
Money for Test R&D Is Tiny Compared to IC Fabrication Dollars
 
 CSP Automation
Working with SECS to Automate CSP Processing
 
 Industry News
Trade Show Wars: NEPCON West Fizzles, APEX 2000 Sizzles
People in the News
Company News
Calendar of Events
 
 Features
Smooth Sailing Ahead for Test and Burn-in Sockets
Socket Manufacturers and Specifications
Meet the New Kid on the Flip-Chip Lithography Block
Assembly Considerations for micro SMD Wafer-Level CSPs
An Expert Looks at the Issues™
 
 Technical Forum
Advantages of Surface-Mount CSP Burn-in Sockets
Silicone Packaging Materials with Low Alpha Particle Emissions Prevent `Soft Errors'
 
 Tools & Technologies
ERSA Offers New Inspection System and more
 
 Contacts
Industry Contacts
 
 Patents
Stackable 3-D Chip-Scale Package Uses Silicon as the Substrate
 
 Archives
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec

  Subscription
Free U.S. Subscription Form


 
 
An Independent Journal Dedicated to the Advancement of Chip - Scale Electronics

July - August 2000

Email the editor

 Leadframe CSPs Provide an Expanding Solution to Cost Objections

By Steve Berry and Sandra Winkler
Contributing Editors

While array CSPs have achieved most of the mind share-and market share-of the growing CSP market, leadframe CSPs are gaining in popularity.

Leadframe CSPs offer a small footprint, a lower cost than most array-style CSPs (especially those built on a flex substrate) and a fixed body-size. Leadframe CSPs are often leadless, incorporating the leadframe within the package body so that only the bond pads show on the package underside.

The major drawback to leadframe CSPs is that they cannot make use of the full I/O space available in an array I/O arrangement. Thus, leadframe CSPs are limited to low I/O-count devices. However, well over 50 percent of all ICs feature an I/O count of 32 or less, making the potential market huge. (The table presents a potentially conservative forecast for leadframe CSPs.)

The original leadframe CSP on the market was the Lead-on-Chip (LOC), jointly developed by Hitachi Ltd., Hitachi Chemical Ltd. and Hitachi Cable Ltd. Hitachi Cable supplies the leadframes for this package.

The package was designed a couple of years ago for the 64-megabit DRAM market, at a time when the devices were designed for center bond pads. The bond pads are now being transitioned to the perimeter of the chip.

Forecast for Leadframe CSPs
Year Leadframe CSPs (M)
1999 148
2000 279
2001 432
2002 702
2003 1009

LG Semicon Co. followed with the BLP, or bottom-leaded plastic package. This leadless package offers high mounting density and high electrical performance. The JEDEC term for this package is USON, or ultra-thin small outline, no-lead package. This thin package uses thermoplastic adhesive tape for the die bonding process. Thermoplastic or thermosetting paste can be an alternative bond for the die.

Toshiba has two versions of Leadframe CSPs, its SON (small outline nonlead) and QON (quad outline nonlead). The leadframes are embedded within the mold compound. The QON has leads on all four sides, much like the QFP.

Amkor Technology introduced its MicroLeadFrame (MLF) package in late 1999. The leads are flush with the package body, and the leadframe's metal die-attach paddle is exposed on the bottom of the package, enabling the use of down-bonds or conductive die-attach material, which in turn allows for a stable, low-impedance ground. Silicon Wave Inc. is using the MLF for its radio modem controller (RMC) products for Bluetooth wireless communications devices.

ASAT Ltd. also offers a leadframe CSP, the Leadless Plastic Chip Carrier (LPCC). The die attach paddle feature provides premium thermal and electrical performance. A variety of ICs can be mounted into the package without altering the design of the etched copper leadframe.

Fujitsu Microelectronics, Inc. offers the SON (small outline nonlead) package, and its BCC (bump chip carrier) package that has no leadframe. The BCC has a leadless, transfer-molded body with metal-plated terminals on the bottom.

The terminals can be arranged so that the leads are on either two or four sides. Unlike the leadframe-based packages mentioned earlier, the BCC has terminal bumps that protrude beyond the package body forming a center air pocket beneath the die.

Gold wire bonds connect to gold stud bumps within the terminals. The gold terminals bring the signal connection close to the ground plane, reducing leadframe inductance and capacitance. Fujitsu Microelectronics more recently introduced the BCC++ for RF devices in wireless applications.

Conclusion

The interest in leadframe CSPs has expanded significantly in the last year, probably because they are one solution to lowering the costs associated with CSPs. Given the tens of billions of low cost, low I/O-count ICs that are sold every year, leadframe CSPs can be expected to be a significant market.

Electronic Trend Publications (ETP), San Jose, is a market research firm specializing in all phases of electronics manufacturing, from wafer fabrication through final assembly. Visit ETP's Web site at electronictrendpubs.com for more information. Contact Mr. Berry or Ms. Winkler by e-mail at info@electronictrendpubs.com or by phone at 408.369.7000.

 
 
  Copyright (C) 2000