Media Kit
For advertisements and demographics
click here
On Line Reader Service
 Publisher's Letter
300 mm Bumps and Grinds at 'Europa'

 Assembly Lines
UTAC's J.C. Lee Is 'The Man with the Plan' for the Singapore IC Assembler

 Opto-Electronically Speaking
Keep Those Cards & Letters Coming

 Electronic Trends
Chip Industry Growth to Return

 The View from Europe
European Fabless Companies Facing a Variety of IC Packaging Challenges

 The View from Asia
Hong Kong's Laissez Faire Approach Hastens Local IC Packaging's Demise

 Wafer-Level Watch
Wafer-Level Packaging Is Driving the Convergence of Fab and Assembly

 Packaging Insights
Look for Wafer-Level Packaging to Rule as the Natural Choice for Opto Packages

 Harvey Miller's Notebook
E-Waste Is the New Growth Industry!

 Industry News
Company News
Packaging Foundries
Opto/Nanotechnology
People in the News
Calendar of Events
Editorial Index

 Features
Special Feature: IC Package Design - Growing Chip Complexity Is Pushing the Envelope in CAD Design Tools
Special Feature: STATS Develops Design/Documentation Interface

IC Package Design Software Suites

Cover Story: Wafer Bumping - As the Technology Moves into the Mainstream, Some Technical Issues Remain

Cover Story: APiA - Advanced Packaging and Interconnect Alliance: Targeting Enhanced Productivity

Cover Story: SECAP - A Consortium to Address Equipment Integration Issues in Wafer-Level Packaging

International Directory of Wafer Bumping Service Providers

Cover Story: How Automated Visual Inspection and CD Metrology Will Impact Wafer-Level Packaging

Feature: Wafer-Level Packaging - Making 300mm a Reality

Emerging Technolgies: High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

Emerging Technolgies: A Lithography Cluster for Wafer-Level Packaging

 Tools & Technologies
K & S Introduces Bonder and more...

 Patents
Chip-Stacking Method Employs Standard Packaging Technology

 Archives
2002
Jan-Feb Mar-Apr May-Jun
July    
2001
Jan-Feb March April
May-June July Aug-Sep
October Nov-Dec  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
Current Issue
The International Reference for Chip-Scale Electronics, Flip-Chip Technology, Optoelectronic Interconnection and Wafer-Level Packaging
July 2002

High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

By Dr. Marc Klosner, Shyam Raghunandan, Chris Nunes, Marc Zemel and Dr. Kanti Jain, Anvik Corp., Hawthorne, N.Y.

A new technology has been developed to meet the specific needs of wafer-level packaging. Termed "HexScan", it employs seamless scanning laser projection imaging to deliver high-resolution patterning over large areas, including 300 mm wafers.

To meet the patterning needs of wafer-level packaging (WLP), the IC industry has traditionally relied primarily on lithography methods adapted from other process steps. We are referring, of course, to the two dominant technologies that have sustained the microelectronics industry for decades-proximity printers and stepper systems.

Proximity printers (sometimes referred to as proximity aligners) are most commonly used today for low-resolution, large-area patterning needs, such as printed circuit board manufacture.

Step-and-repeat tools, alternatively, are used for high-resolution, small-area patterning applications, specifically for IC fabrication.

Technologies Evolving in Parallel

Both of these technologies evolved in parallel with the development of the semiconductor industry itself, and each has thus been adapted for optimum performance in its intended application.

Given the successes of proximity and stepper systems, in addition to their well-established infrastructure, it is no wonder that the industry has turned to them to meet the challenges of new applications such as WLP.

There is currently an ongoing evaluation within the IC community as to whether stepper or proximity printing technology is better suited for WLP applications.(1, 2) This evaluation is focused on the tradeoffs between the pros and cons for WLP.

Figure 1. The Anvik HexScan™ LPI system for large-area, high-resolution lithography on 12-inch wafers.

The tradeoffs occur because the lithography requirements for WLP are different from the applications for which steppers and proximity printers have been designed.

These requirements include large-area patterning, micron-level resolution, large depth-of-focus, and, of course, high throughput and yield. Traditionally, proximity printers have struggled to meet the resolution, depth-of-focus and yield requirements, while steppers are not capable of high-throughput large-area patterning.

In this article, we describe a new technology that has been developed to meet these specific requirements.

Called "HexScan," it employs seamless scanning laser projection imaging (LPI) to deliver high-resolution patterning over large areas, including 300 mm wafers, and eliminates many of the shortcomings of proximity printers and steppers.

Lithography Requirements for WLP

For WLP processes, as with any microelectronics fabrication application, the selection of a lithography technology begins with the resolution requirements.

The smallest geometries generally needed for WLP are the conductor lines in the redistribution layers-currently printed at 25 µm widths with 12 µm spaces in between. Industry roadmaps are calling for 10 µm lines and 5 µm spaces within the next two years.

Gold bumping, however, presents more demanding requirements, with resolution needs approaching 1 µm. Steppers can easily achieve these resolutions, but proximity printers will be challenged to meet these requirements with efficiency and reliability.

Additionally, given that within two years 300 mm wafers will become commonplace, high-resolution, large-area lithography is essential for the success of WLP. "Large-area" does not simply refer to the imaging of a repeating pattern over the entire surface of a 300 mm wafer-in which case a stepper would be well suited for the process.

Instead, the term refers to wafer-size patterns that must be imaged over the full wafer. Large-area includes, for example, edge-bead removal zones patterned around the periphery of the wafer and dice zones patterned between individual die.

These requirements are best met by using a large-area mask with an integrated layout that is fully imaged over the entire wafer. Large-area exposure units with the necessary resolution are clearly better suited for this application than steppers.

Figure 2. Anvik's high-resolution, high-throughput laser projection imaging technology, showing scanning with a single planar stage and hexagonal illumination beam.

Thick Resists

Another important requirement for WLP is the capability to pattern thick resists for wafer-bumping applications, which use resists as thick molds to create arrays of solder bumps. Each bump is typically over several hundred microns in diameter.

Resists over 100 µm thick are commonly used, and thus the exposure tool should have a depth of focus that is large enough (>several hundred microns) to maintain high-resolution images throughout the entire thickness of the resist.

This resist requirement could be a difficult challenge for proximity printers, which offer a limited depth of focus, and are sensitive to nonuniformities in the mask-to-wafer gap.

Other key factors that must be weighed in evaluating steppers and proximity printers include throughput and yield. Steppers offer higher yield but operate at lower throughputs compared with proximity printers, due to the overhead time required to step-to and align at each die site.

Given that within two years, 300 mm wafers will become commonplace, high-resolution, large-area lithography is essential for the success of WLP.

We also note that steppers offer very high precision alignment capabilities using through-the-lens alignment methods, an advantage that will become more important as WLP evolves towards finer geometries.

Table 1 summarizes the key lithography challenges of WLP, and compares the performance of proximity printers, steppers and large-area HexScan lithography for each.

Table 1. Key Lithography Challenges of Wafer-Level Packaging
  Step-and-Repeat
Imaging
Proximity
Printers
Laser Projection Imaging
Anvik Anvik HexScan™
Resolution X / √
DOF X / √
Large-Area X
Alignment/overlay X / √
Yield X
Throughput X
√ - Indicates that the system is well suited to meet current and future challenges.
X - Indicates that the system technology is unlikely to meet the challenges.
X/√ - Indicates that the technology can likely be successful in certain operating regimes, but not for others.

A Laser Projection Imaging System

The HexScan combines a novel lithography technology with elegant opto-mechanical system engineering. The HexScan system, pictured in Figure 1, delivers:

  • High-resolution projection imaging on 300 mm wafer feature sizes (lines, spaces, holes and vias) from tens of microns down to 1 micron

  • Very precise alignment, layer-to-layer or mask-to-wafer alignment down to 0.3 micron

  • High exposure speed-under 20 sec exposure speed for 300 mm wafers

These performance features are achieved with a unique hexagonal seamless scanning projection technique and a single-planar x-y stage configuration that provides superior optical and scanning efficiencies, and combine high-resolution, large-area imaging with high-precision alignment capability.

 
Copyright © 2002