Media Kit
For advertisements and demographics
click here
On Line Reader Service
 Publisher's Letter
300 mm Bumps and Grinds at 'Europa'

 Assembly Lines
UTAC's J.C. Lee Is 'The Man with the Plan' for the Singapore IC Assembler

 Opto-Electronically Speaking
Keep Those Cards & Letters Coming

 Electronic Trends
Chip Industry Growth to Return

 The View from Europe
European Fabless Companies Facing a Variety of IC Packaging Challenges

 The View from Asia
Hong Kong's Laissez Faire Approach Hastens Local IC Packaging's Demise

 Wafer-Level Watch
Wafer-Level Packaging Is Driving the Convergence of Fab and Assembly

 Packaging Insights
Look for Wafer-Level Packaging to Rule as the Natural Choice for Opto Packages

 Harvey Miller's Notebook
E-Waste Is the New Growth Industry!

 Industry News
Company News
Packaging Foundries
Opto/Nanotechnology
People in the News
Calendar of Events
Editorial Index

 Features
Special Feature: IC Package Design - Growing Chip Complexity Is Pushing the Envelope in CAD Design Tools
Special Feature: STATS Develops Design/Documentation Interface

IC Package Design Software Suites

Cover Story: Wafer Bumping - As the Technology Moves into the Mainstream, Some Technical Issues Remain

Cover Story: APiA - Advanced Packaging and Interconnect Alliance: Targeting Enhanced Productivity

Cover Story: SECAP - A Consortium to Address Equipment Integration Issues in Wafer-Level Packaging

International Directory of Wafer Bumping Service Providers

Cover Story: How Automated Visual Inspection and CD Metrology Will Impact Wafer-Level Packaging

Feature: Wafer-Level Packaging - Making 300mm a Reality

Emerging Technolgies: High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

Emerging Technolgies: A Lithography Cluster for Wafer-Level Packaging

 Tools & Technologies
K & S Introduces Bonder and more...

 Patents
Chip-Stacking Method Employs Standard Packaging Technology

 Archives
2002
Jan-Feb Mar-Apr May-Jun
July    
2001
Jan-Feb March April
May-June July Aug-Sep
October Nov-Dec  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
Current Issue
The International Reference for Chip-Scale Electronics, Flip-Chip Technology, Optoelectronic Interconnection and Wafer-Level Packaging
July 2002

High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

Core Technology

The core technology developed for the HexScan system is based on a well-proven design3-5 which is schematically illustrated in Figure 2.

The wafer and mask are rigidly mounted on a single-planar scanning stage that moves them synchronously in both x and y directions. The illumination system uses an excimer laser light source and a beam-processing optical system.

The laser typically emits 45 watts of UV radiation at 351nm, a wavelength ideally suited for imaging conventional photoresists designed for i-line exposures. The beam-processing system illuminates the mask from below (through a cutout in the stage) in a uniform-intensity, hexagon-shaped illumination region that is typically 50 mm in size (vertex-to-vertex).

The mask pattern within the illuminated hexagonal region is imaged onto the wafer by a unit-magnification projection lens through a folded image path. The projection lens, the illumination system and all other optical components are stationary. The sole moving component is the single-planar stage, which is scanned in a serpentine fashion in the x-y plane in order to achieve complementary overlap between adjacent hexagonal scans.

The HexScan system, by combining seamless 1:1 projection imaging and high-speed scanning with a single-planar stage, delivers the capability of high-resolution imaging on 300 mm wafers.

This feature permits a choice of different user-specified system configurations, as well as future upgradability as requirements change with product migration.

System Description

Table 2 shows the specifications of the HexScan 2100 SPE lithography system, a tool that can currently meet all of the lithography requirements for WLP.

Table 2. Design and Performance Specifications
of the Anvik HexScan 2100
Imaging Technique Seamless scanning projection
Resolution 10 microns (0.4 mil)
Projection System 1:1 magnification retractive lens
Numerical Aperture 0.025 (f/20)
Depth of Focus 560 microns (22 mils)
Lens Field Size 50 mm diameter
Substrate Exposure Area 460 x 810 mm ( 18 x 24 inches )
Exposure Source Xef excimer laser
Exposure Wavelength 351 mm
Alignment Precision ±2.5 microns (0.1 mil)
Alignment System Automatic
Substrate & Mask Length Automatic
Exposure Throughput 120 panels/hr. (6 sq. ft./min.)

The HexScan 2100 SPE uses a xenon fluoride (XeF) excimer laser light source, operating at 351 nm-a wavelength compatible with all conventional photoresists and solder-mask resists currently used with the 365 nm wavelength (i-line) of Hg arc lamps. It is capable of aligning the mask and wafer rapidly and automatically to better than ±1 micron.

Demonstrated Results

The HexScan 2100 SPE provides an exposure time of 12 sec for 300 mm wafers with common photoresists. With an overhead time of 10 sec (for load, unload and align), the system delivers a net imaging throughput of 165 wafers/hr. The throughput value of 165 wafers/hr is realized with the HexScan 2100 SPE for any photoresist with a dose requirement of 150 mJ/cm2 or less.

Wafer-level packaging processes are currently under investigation at several research facilities, including the Packaging Research Center (PRC) at the Georgia Institute of Technology, Atlanta, where an Anvik HexScan 2150 SXE lithography tool is installed.

Conclusion

The new laser projection imaging (LPI) system described in this paper provides not only very high resolution, large depth-of-focus and precise alignment, but also high yield and high throughput.

Demonstrated results show that the Anvik HexScan™ series of LPI machines eliminates many of the limitations of proximity printers and stepper systems.

References

1. R. Iscoff, "Steppers vs. Aligners: Two Technologies Race for the Finish Line in Wafer-Level Packaging," Chip Scale Review, p. 45, July 2001.

2. M. Töpper, et al., "Is Wafer-Level Packaging Ready for 300 mm?" Advanced Packaging, p. 39, July 2001.

3. K. Jain, "Large-Area, High-Throughput, High-Resolution, Projection Imaging System," U.S. Patent 5,285,236, issued Feb. 8, 1994.

4. K. Jain, "Large-Area, High-Throughput, High-Resolution Lithography Systems for Flat-Panel Displays and Microelectronic Modules," Proc. SPIE, Vol. 3331, p. 197, 1998.

5. M. Robertsson, et al., "Large-area Patterning of High-Density Interconnects by Novel UV-Excimer Lithography and Photo Patternable ORMOCERTM-dielectra," IMAPS Conference, Strassbourg, France, May 30-June 1, 2001.

Dr. Klosner is a project manager at Anvik Corp. He holds a bachelor's degree from Cornell University in physics and a master's and Ph.D. in optical sciences from CREOL at the University of Central Florida, Tallahassee. [mklosner@anvik.com]

Mr. Raghunandan is a member of the Anvik technical staff. He earned a bachelor's in mechanical engineering from the Indian Institute of of Technology, Madras, and a master's degree from the University of Michigan, Ann Arbor. [sraghunandan@anvik.com]

Mr. Nunes is a member of the Anvik technical staff. He received a bachelor's degree in electrical engineering from Tufts University and a master's degree in electro-optics from the same institution. [cnunes@anvik.com]

Mr. Zemel is a product manager at Anvik Corp. He earned a bachelor's degree in mechanical engineering from Duke University and a master's from MIT. [mzemel@anvik.com]

Dr. Jain is president of Anvik Corp. He earned a doctorate in solid-state physics from the University of Illinois, Urbana-Champaign. Prior to founding Anvik, he held technical and management posts at HP, IBM and Raychem. [kjain@anvik.com]

 
Copyright © 2002