Media Kit
For advertisements and demographics
click here
On Line Reader Service
 Publisher's Letter
300 mm Bumps and Grinds at 'Europa'

 Assembly Lines
UTAC's J.C. Lee Is 'The Man with the Plan' for the Singapore IC Assembler

 Opto-Electronically Speaking
Keep Those Cards & Letters Coming

 Electronic Trends
Chip Industry Growth to Return

 The View from Europe
European Fabless Companies Facing a Variety of IC Packaging Challenges

 The View from Asia
Hong Kong's Laissez Faire Approach Hastens Local IC Packaging's Demise

 Wafer-Level Watch
Wafer-Level Packaging Is Driving the Convergence of Fab and Assembly

 Packaging Insights
Look for Wafer-Level Packaging to Rule as the Natural Choice for Opto Packages

 Harvey Miller's Notebook
E-Waste Is the New Growth Industry!

 Industry News
Company News
Packaging Foundries
Opto/Nanotechnology
People in the News
Calendar of Events
Editorial Index

 Features
Special Feature: IC Package Design - Growing Chip Complexity Is Pushing the Envelope in CAD Design Tools
Special Feature: STATS Develops Design/Documentation Interface

IC Package Design Software Suites

Cover Story: Wafer Bumping - As the Technology Moves into the Mainstream, Some Technical Issues Remain

Cover Story: APiA - Advanced Packaging and Interconnect Alliance: Targeting Enhanced Productivity

Cover Story: SECAP - A Consortium to Address Equipment Integration Issues in Wafer-Level Packaging

International Directory of Wafer Bumping Service Providers

Cover Story: How Automated Visual Inspection and CD Metrology Will Impact Wafer-Level Packaging

Feature: Wafer-Level Packaging - Making 300mm a Reality

Emerging Technolgies: High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

Emerging Technolgies: A Lithography Cluster for Wafer-Level Packaging

 Tools & Technologies
K & S Introduces Bonder and more...

 Patents
Chip-Stacking Method Employs Standard Packaging Technology

 Archives
2002
Jan-Feb Mar-Apr May-Jun
July    
2001
Jan-Feb March April
May-June July Aug-Sep
October Nov-Dec  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
Current Issue
The International Reference for Chip-Scale Electronics, Flip-Chip Technology, Optoelectronic Interconnection and Wafer-Level Packaging
July 2002

European Fabless Companies Facing a Variety of IC Packaging Challenges
Dr. Claudio Truzzi
Contributing Editor

We rarely read about the link between fabless design houses and advanced packaging issues. Many IC design houses include a small number of designers who focus on their core technology and related markets. For assembly, they rely on their foundry's subcontractors and leave any package development to the sub.

In Europe, fabless semiconductor companies are a sizeable reality.

180 European Design Houses

According to Future Horizons, a semiconductor research firm in Kent, England, there are about 180 European IC design houses active today (compared to almost 300 noted by Gartner Dataquest in the U.S.).

About 20 percent of them develop digital-only products, while almost 50 percent are active at the system-level, mixed-signal or mixed-function spaces. Products in the mixed-signal and mixed-function segments tend to require some sort of advanced packaging, especially in a wireless- or automotive-driven region like Europe.

Sooner or later, fabless companies pioneering innovative products will face important packaging challenges. Products requiring innovative packaging include high-speed graphic accelerators, multiple gigabit-per-second transmitters and receiv-ers, smart sensing units for adaptive cruise control/anticollision radars and multimode multiband Rx-Tx switches. And these are only a few examples of high-IP-content products whose performance relies heavily on their physical implementation.

When fabless companies decide to bite the bullet and tackle the advanced packaging issues potentially slowing the successful adoption of their products, they are confronted with a number of barriers.

The first barrier is the technology impact of a young, rapidly developing industry segment. IC designers are strong innovators, but tend to use old-generation technologies when selecting the package for their products.

In Europe, fabless semiconductor companies are a sizeable reality.

The moment these packages run out of steam, the IC designer is forced to switch rapidly from QFPs to wafer-level packaging-not necessarily an easy transition. This transition is why many fabless companies are moving towards outsourcing their package design to independent design centers, especially when a System-in-Pack-age (SiP) approach is needed.

Next is the issue of managing the subcontracted services. According to Bryan Lewis, chief analyst of ASIC research for Gartner Dataquest's Semiconductors World-wide Group, "Fabless ASIC companies face a difficult task in coordinating so many outsourced facilities, services and technologies into a cohesive customer offering."

Sean Moynagh, founder and GM of Microelectronic Manufacturing Manage-ment Services, a UK-based consulting firm offering outsource manufacturing management, adds, "With some support staff, these IC designers have to support the development of test and the subcontract manufacturing.

"This is not a simple process, and it moves valuable design effort to tasks that are neither within their fields of expertise or to tasks that these designers typically do not relish," Moynagh says.

Finally, many IC design houses are too small to trigger the interest of the large subcontract assembly foundries.

Outsourcing on the Increase

Many forecasters predict that the level of outsourcing in the semiconductor industry will increase in the coming years. European IC design houses are now starting to join this trend.

Pamela J. Gordon, president of Tech-nology Forecasters, (TFI), Alameda, Calif., quoted by Bernard Levine in the April 15, 2002 issue of Electronic News, contends that "Most electronic product companies can achieve faster product introductions, 5-20 percent savings on material and labor costs and 10 percent reductions in overhead by outsourcing most or all of their products' manufacture, including design assistance through complete build and after-sale services."

Dr. Truzzi is an industry consultant on IC packaging, located in the Netherlands. [claudio.truzzi@convergix.nl]

 
Copyright © 2002