Media Kit
For advertisements and demographics
click here
On Line Reader Service
 Publisher's Letter
300 mm Bumps and Grinds at 'Europa'

 Assembly Lines
UTAC's J.C. Lee Is 'The Man with the Plan' for the Singapore IC Assembler

 Opto-Electronically Speaking
Keep Those Cards & Letters Coming

 Electronic Trends
Chip Industry Growth to Return

 The View from Europe
European Fabless Companies Facing a Variety of IC Packaging Challenges

 The View from Asia
Hong Kong's Laissez Faire Approach Hastens Local IC Packaging's Demise

 Wafer-Level Watch
Wafer-Level Packaging Is Driving the Convergence of Fab and Assembly

 Packaging Insights
Look for Wafer-Level Packaging to Rule as the Natural Choice for Opto Packages

 Harvey Miller's Notebook
E-Waste Is the New Growth Industry!

 Industry News
Company News
Packaging Foundries
Opto/Nanotechnology
People in the News
Calendar of Events
Editorial Index

 Features
Special Feature: IC Package Design - Growing Chip Complexity Is Pushing the Envelope in CAD Design Tools
Special Feature: STATS Develops Design/Documentation Interface

IC Package Design Software Suites

Cover Story: Wafer Bumping - As the Technology Moves into the Mainstream, Some Technical Issues Remain

Cover Story: APiA - Advanced Packaging and Interconnect Alliance: Targeting Enhanced Productivity

Cover Story: SECAP - A Consortium to Address Equipment Integration Issues in Wafer-Level Packaging

International Directory of Wafer Bumping Service Providers

Cover Story: How Automated Visual Inspection and CD Metrology Will Impact Wafer-Level Packaging

Feature: Wafer-Level Packaging - Making 300mm a Reality

Emerging Technolgies: High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

Emerging Technolgies: A Lithography Cluster for Wafer-Level Packaging

 Tools & Technologies
K & S Introduces Bonder and more...

 Patents
Chip-Stacking Method Employs Standard Packaging Technology

 Archives
2002
Jan-Feb Mar-Apr May-Jun
July    
2001
Jan-Feb March April
May-June July Aug-Sep
October Nov-Dec  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
Current Issue
The International Reference for Chip-Scale Electronics, Flip-Chip Technology, Optoelectronic Interconnection and Wafer-Level Packaging
July 2002

How Automated Visual Inspection and CD Metrology Will Impact Wafer-Level Packaging

Characterization

Another AVI application is driven by the growth of subcontract bumping services. The arrangement of multifacility manufacturing has created a growing demand for 100 percent defect inspection for both incoming and outgoing inspection to provide a means of accountability and liability protection from damaged wafers coming in and proof of quality going out.

Technologies for AVI are based on machine vision, i.e., cameras, optics and software algorithms. Recent developments in high-speed cameras, data processing and application software allow AVI systems to offer extremely high throughput.

Lessons from the front end are being applied at strategic points in the packaging process to catch defective product and to provide process-enhancing data.

Photolithography Characterization

Process control and defect capture in the photolithography bay are critical because wafers are at a point where they can be reworked. Edge bead removal, coat and develop defects, and pattern alignment errors in addition to thickness and uniformity can be quantified by data analysis techniques. Using this information to assess the potential yield, it can be determined whether a wafer should be passed or sent back for rework. The move to 300 mm wafers is driving these applications toward automation, and high-throughput AVI techniques are enabling the implementation of low-cost characterization solutions.

Metallization/UBMCharacterization

Under bump metallization (UBM) is most often characterized with resistivity measurements using four-point probe technology, by thickness measurements using profilometry and CD metrology using AVI.

Resistivity is sampled across a wafer prior to etching, whereas thickness and CD metrology measurements are made on the patterned lines. Opportunities to consolidate characterization steps exist, as new high-speed scanning 3D inspection techniques based on confocal or interferometry technologies, primarily developed for bump height measurements, now have sufficient accuracy to measure UBM thicknesses for advanced packaging applications. We can expect to see increasing implementation of these consolidated 3D metrology tools in the future.

Bump Characterization

Bump material volume characterization is ideal prior to reflow, when there is an opportunity-with some processes-to rework faulty product. Sampling can provide useful process information at this stage, but 100 percent bump inspection is needed to ensure quality and ease rework of defective wafers.

Bump characterization is critical after reflow to assess the quality of outgoing devices and to capture information that can be employed to improve and optimize the process. Although sampling is still used for some applications, 100 percent bump inspection is becoming standard. For example, 100 percent inspection is critical for the detection of non-co-planar bumps that may cause significant damage to vertical probe cards used during electrical test post wafer bumping.

Metrology

Bump metrology and inspection are applications that have no corollary in the front end. For the most part, the tools and technologies have been developed specifically for bumping as the process has evolved.

The techniques used for this application include 2D and 3D metrology to understand solder volumes and bump co-planarity and AVI to capture defective bumps and defects caused by the bumping process. Additionally, bump shear testing characterizes bump adhesion, and online SEM analysis provides a detailed picture of the interconnects.

As bumping processes have evolved, we have seen bump size and pitch decrease significantly over the past several years to the point where new technologies like Rapid Confocal Sensor needed to be developed to successfully characterize the bumps.

Figure 5. Pre-reflow bumps Figure 6. Wafer-level packaging with bump redistribution pattern

Looking Toward the Future

In the future, we can expect to see the evolution of automated process control for advanced packaging applications become more and more integrated, again following the model of the front end, as technologies become available.

Furthermore, "cluster" characterization tools that can effectively and completely characterize any portion of the process-in addition to in-situ AVI and metrology modules that will integrate into process or handling tools-will become available.

Tool Requirements

Process characterization tools must exhibit several characteristics for successful adoption by device makers. The following list summarizes the capabilities needed for a backend characterization tool:

2D Inspection and Metrology

  • 100 percent active die area defect inspection

  • 0.5 µm and greater defect detection

  • Critical dimension (CD) metrology

3D Inspection and Metrology

  • 100 percent feature (bump) height metrology

- Accuracy better than 2 µm

- Repeatability better than 1 µm

  • Thick film and UBM/metrology

Automated Handling

  • Whole wafer handling

  • Whole and/or sawn wafer on film frame handling

  • Chip tray/waffle pack (optional)

Beyond the specific technical requirements of the characterization tool(s) the following general characteristics must also be met.

The most important characteristic is throughput. Process characterization tools significantly reduce their value if they are a process bottleneck. High-throughput tools will find additional applications, as they can be transparently introduced at any point in the process flow.

Next, low cost is critical. The budgetary paradigm of final manufacturing will not change overnight, and, therefore, the successful implementation of any product must include low cost (cost of ownership).

Third, these tools need to be inline and nondestructive. The most effective process characterization will result from the information that only volume production analysis can provide.

Fourth, final manufacturing requires flexibility, due to the wide variety of products and form factors involved and the automation for nonstandard (front end) applications like film frames with whole or diced wafers, hoops, strips or waffle packs.

Finally, in bump characterization, close customer/supplier relationships are required. It is critical that suppliers are willing to meet the specific needs of each device manufacturer.

Conclusion

Final wafer manufacturing offers the opportunity to adopt fully integrated process characterization and control solutions to reduce the cost of manufacturing. Fortunately, there are a growing number of flexible, high-performance and cost-effective equipment solutions in the marketplace.

Mr. Nelson is director of corporate development and strategic marketing at August Technology. He earned a bachelor's degree in electrical engineering, and completed graduate work in semiconductor device physics (graduate degree) at the University of Minnesota, Minneapolis. He also holds an MBA from the University of St. Thomas, St. Paul. [dan.nelson@augusttech.com.]

Mr. Stark is product manager for the 3Di-8000 and YieldPilot. He earned a bachelor's degree in mechanical engineering at Iowa State University, Ames, and completed graduate work in technology management at the University of St. Thomas, St. Paul, Minn. He joined August Technology from PPT Vision Inc. [greg.stark@augusttech.com]

 
Copyright © 2002