Media Kit
For advertisements and demographics
click here
On Line Reader Service
 Publisher's Letter
300 mm Bumps and Grinds at 'Europa'

 Assembly Lines
UTAC's J.C. Lee Is 'The Man with the Plan' for the Singapore IC Assembler

 Opto-Electronically Speaking
Keep Those Cards & Letters Coming

 Electronic Trends
Chip Industry Growth to Return

 The View from Europe
European Fabless Companies Facing a Variety of IC Packaging Challenges

 The View from Asia
Hong Kong's Laissez Faire Approach Hastens Local IC Packaging's Demise

 Wafer-Level Watch
Wafer-Level Packaging Is Driving the Convergence of Fab and Assembly

 Packaging Insights
Look for Wafer-Level Packaging to Rule as the Natural Choice for Opto Packages

 Harvey Miller's Notebook
E-Waste Is the New Growth Industry!

 Industry News
Company News
Packaging Foundries
Opto/Nanotechnology
People in the News
Calendar of Events
Editorial Index

 Features
Special Feature: IC Package Design - Growing Chip Complexity Is Pushing the Envelope in CAD Design Tools
Special Feature: STATS Develops Design/Documentation Interface

IC Package Design Software Suites

Cover Story: Wafer Bumping - As the Technology Moves into the Mainstream, Some Technical Issues Remain

Cover Story: APiA - Advanced Packaging and Interconnect Alliance: Targeting Enhanced Productivity

Cover Story: SECAP - A Consortium to Address Equipment Integration Issues in Wafer-Level Packaging

International Directory of Wafer Bumping Service Providers

Cover Story: How Automated Visual Inspection and CD Metrology Will Impact Wafer-Level Packaging

Feature: Wafer-Level Packaging - Making 300mm a Reality

Emerging Technolgies: High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

Emerging Technolgies: A Lithography Cluster for Wafer-Level Packaging

 Tools & Technologies
K & S Introduces Bonder and more...

 Patents
Chip-Stacking Method Employs Standard Packaging Technology

 Archives
2002
Jan-Feb Mar-Apr May-Jun
July    
2001
Jan-Feb March April
May-June July Aug-Sep
October Nov-Dec  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
Current Issue
The International Reference for Chip-Scale Electronics, Flip-Chip Technology, Optoelectronic Interconnection and Wafer-Level Packaging
July 2002
Packaging Foundries

UTAC Opens U.S. Package Design Center

Singapore-Asia-based United Test and Assembly Center Ltd. has established a package design center at UTAC America, Pleasanton, Calif.

The design center, implemented by Dr. Anthony Sun, UTAC's vice president of advanced packaging development, will include core capabilities, such as thermal, mechanical and electrical package analysis and package layout design for leaded and laminate-based packages.

"In addition," according to Dr. Sun, "we plan to embark on joint-development projects on advanced packages, such as SiP, wCSP, FC-CSP, FC-BGA and multiple stacked-die CSP, to name a few."

Albert Ng, UTAC's vice president for sales and marketing says that the company is "looking into a similar infrastructure in Europe as part of our strategy of building a worldwide network of design, development and engineering centers." [utac.com.sg]

James Kim

Amkor Sustains Q1 Net Loss of $188 Million

Chandler, Ariz.-Amkor Technology Inc. reported a 2002 net loss for Q1 of $188 million, or $1.15/ share, which includes two items related to equity investment in Anam Semiconductor Inc.

Q1 revenue was $350 million, down 1 percent sequentially and down 27 percent for the year. First quarter assembly and test revenue was $289 million, while wafer-fab revenue hit $61 million.

James Kim, Amkor's chairman/CEO, said, "We remain firmly convinced that the initiatives we implemented during 2001-investing in new technology, penetrating regions and strengthening customer relationships-have created a platform that should enable Amkor to reach above-industry growth in 2002."

During the quarter, according to Amkor, "Business strengthened on a month-to-month basis." [amkor.com]

PSi Technologies Reports Higher Earnings for Q1

Manila-PSi Technologies Inc., a publicly traded provider of assembly and test of power semiconductors, reported Q1 2002 revenues of $14.5 million, compared to $13 million in the prior quarter, and $16.9 million for the same quarter in 2001. The company, however, still sustained a loss of $1.8 million, or -$0.13 per diluted share.

The company said its top five customers for Q1 were Fairchild Semiconductors, Infineon Technologies, ON Semi-conductors, Philips Components and Texas Instruments. [psitechnologies.com.ph]

ASE, MTBS Working on Joint Flip-Chip Project

San Jose-ASE Test Ltd. and MTBSolutions Inc. are working on a joint development to produce the next generation of flip-chip packages.

The agreement calls for ASE Electronics Malaysia, a wholly owned ASE Test subsidiary, to manufacture flip-chip packages according to the process and design specs developed by the new partners.

The resulting package, according to ASE, is "the first package designed for large silicon flip-chip packages used in very high I/O and large bandwidth applications."

Flip-chip interconnect joint after T/C "B" 1500 cycles

The packages will be specifically for die sizes of 20 mm x 20 mm or greater. These sizes usually contain more than 1000 I/O.

The difficulty in packaging large silicon die in an organic substrate results from the gross mismatch between the TCE of the silicon and the substrate material. The mismatches cause flip-chip interconnects to be severely stressed and failure-prone when the device is temp cycled.

The LTX Fusion test platform

Bob Hilton of MTBSolutions reports, "We have spent the past three years developing, defining and qualifying these design features and process techniques." ASE will offer the newly developed large flip-chip package in body sizes from 27 mm x 27 mm up to 52.5 mm x 52.5 mm.

The packages employ a high-density, high-speed substrate provided by AMITEC to overcome the problems with TCE mismatch. The substrate used includes a high glass-transition temperature (Tg) of 260°C. A low-k dielectric of 2.55 between lines and layers ensures signal integrity and speed, according to Hilton.

ASE and MTBSolutions have already applied for a variety of patents that relate to the design and assembly of the new package, according to the companies. [aseglobal.com]

Carsem Testing Wireless Bluetooth Chips

Ipoh, Malaysia-Carsem is employing LTX Corp.'s Fusion CX test system for Microtune's wireless Bluetooth devices.

"At Carsem, we are committed to establishing a long-term relationship with our customers, and this project demonstrated that commitment," said David Comley, Carsem's group managing director. [carsem.com]

 
Copyright © 2002