Media Kit
For advertisements and demographics
click here
On Line Reader Service
 Publisher's Letter
300 mm Bumps and Grinds at 'Europa'

 Assembly Lines
UTAC's J.C. Lee Is 'The Man with the Plan' for the Singapore IC Assembler

 Opto-Electronically Speaking
Keep Those Cards & Letters Coming

 Electronic Trends
Chip Industry Growth to Return

 The View from Europe
European Fabless Companies Facing a Variety of IC Packaging Challenges

 The View from Asia
Hong Kong's Laissez Faire Approach Hastens Local IC Packaging's Demise

 Wafer-Level Watch
Wafer-Level Packaging Is Driving the Convergence of Fab and Assembly

 Packaging Insights
Look for Wafer-Level Packaging to Rule as the Natural Choice for Opto Packages

 Harvey Miller's Notebook
E-Waste Is the New Growth Industry!

 Industry News
Company News
Packaging Foundries
Opto/Nanotechnology
People in the News
Calendar of Events
Editorial Index

 Features
Special Feature: IC Package Design - Growing Chip Complexity Is Pushing the Envelope in CAD Design Tools
Special Feature: STATS Develops Design/Documentation Interface

IC Package Design Software Suites

Cover Story: Wafer Bumping - As the Technology Moves into the Mainstream, Some Technical Issues Remain

Cover Story: APiA - Advanced Packaging and Interconnect Alliance: Targeting Enhanced Productivity

Cover Story: SECAP - A Consortium to Address Equipment Integration Issues in Wafer-Level Packaging

International Directory of Wafer Bumping Service Providers

Cover Story: How Automated Visual Inspection and CD Metrology Will Impact Wafer-Level Packaging

Feature: Wafer-Level Packaging - Making 300mm a Reality

Emerging Technolgies: High-Resolution, Large-Area Projection Lithography Offers a New Alternative for Wafer-Level Packaging

Emerging Technolgies: A Lithography Cluster for Wafer-Level Packaging

 Tools & Technologies
K & S Introduces Bonder and more...

 Patents
Chip-Stacking Method Employs Standard Packaging Technology

 Archives
2002
Jan-Feb Mar-Apr May-Jun
July    
2001
Jan-Feb March April
May-June July Aug-Sep
October Nov-Dec  
2000
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1999
Jan-Feb Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec
1998
  Mar-Apr May-June
July-Aug Sept-Oct Nov-Dec


Subscription

 
Current Issue
The International Reference for Chip-Scale Electronics, Flip-Chip Technology, Optoelectronic Interconnection and Wafer-Level Packaging
July 2002

300 mm Bumps and Grinds at 'Europa'
Gene Selven
Publisher

I visited Munich, Germany, in March to attend SEMICON Europa. The purpose of my trip was to take a reading of the overall business climate on the Continent.

I also recently attended a Silicon Valley SEMI industry lunch at which Brett Hodess of Merrill Lynch presented his forecast on semiconductor capital equipment spending through next year.

At the industry lunch, Art Zafiropoulo, Ultratech Stepper CEO, presented the history of the semiconductor capital equipment business. He began in the 1950s and traced its growth and the growth of the top 10 suppliers over the past five decades.

Mr. Zafiropoulo discussed how and why the top 10 changed globally and who they are today, with Applied Materials moving up the ladder over this period to lead the pack.

But let me return to my trip to Munich. As I visited with top American and European executives on the SEMICON floor, it became very apparent that those companies that introduced new 300 mm wafer-bumping products (bonders, probers, placement equipment and software) were pulling crowds to their booths, and even taking orders.

New Products

These are the same companies-Electroglas, K&S and Semitool-that kept their R&D programs intact during the 2000-2001 market downturn. At Europa, they were reaping the benefits by announcing new bumping products. Companies without new products, and those without a focus on bumping, complained about the lack of Europa visitors!

Merrill Lynch's Mr. Hodess projected a 30-50 percent growth in capital spending in 2003, with 300 mm equipment representing 40 percent of that growth! This is a remarkably optimistic forecast, but one that he, as a representative of Wall Street, feels very confident about.

At the same time, Mr. Zafiropoulo stated that most semiconductor devices will employ bumping as their interconnect system in the next 10-15 years.

As to the "Grinds," wafer-thinning (back-grinding) equipment was also very much in evidence at Europa, with the application of chip stacking in a package very hot. There were many new companies "on stage," showing their stuff at the show as well.

In my next column, I will cover the bumps and grinds that will take place at the year's biggest industry event, SEMICON West. Meanwhile, feel free to add your comments by e-mailing me at gselven@chipscalereview.com.

 
Copyright © 2002